

## Patent Assignment Abstract of Title

**Total Assignments: 1****Application #:** 10627289**Filing Dt:** 07/25/2003**Patent #:** NONE**Issue Dt:****PCT #:** NONE**Publication #:** NONE**Pub Dt:****Inventors:** Sean C. Erickson, Kevin R. Nunn, Norman E. Mause**Title:** Low gate resistance layout procedure for RF transistor devices**Assignment: 1****Reel/Frame:** 014338/0870 **Received:** 08/06/2003 **Recorded:** 07/25/2003 **Mailed:** 02/17/2004 **Pages:** 3**Conveyance:** ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS).**Assignors:** ERICKSON, SEAN C.**Exec Dt:** 07/24/2003MAUSE, NORMAN E.**Exec Dt:** 07/24/2003NUNN, KEVIN R.**Exec Dt:** 07/24/2003**Assignee:** LSI LOGIC CORPORATION

1551 MCCARTHY BLVD.

MILPITAS, CALIFORNIA 95035

**Correspondent:** LSI LOGIC CORPORATION

1621 BARBER LANE

MS: D-106 LEGAL

MILPITAS, CA 95035

ATTN: PETER SCOTT

Search Results as of: 6/25/2004 3:49:06 P.M.

---

If you have any comments or questions concerning the data displayed, contact OPR / Assignments at 703-308-9723  
Web interface last modified: Oct. 5, 2002